Lower bounds for resolution and cutting plane proofs and monotone computations

Publisher: Cambridge University Press

E-ISSN: 1943-5886|62|3|981-998

ISSN: 0022-4812

Source: The Journal of Symbolic Logic, Vol.62, Iss.3, 1997-09, pp. : 981-998

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

We prove an exponential lower bound on the length of cutting plane proofs. The proof uses an extension of a lower bound for monotone circuits to circuits which compute with real numbers and use nondecreasing functions as gates. The latter result is of independent interest, since, in particular, it implies an exponential lower bound for some arithmetic circuits.