Ultra-High-Speed Image Signal Accumulation Sensor

Author： Etoh Takeharu Goji Son Dao Vu Truong Akino Toshiaki Koike Akino Toshiro Nishi Kenji Kureta Masatoshi Arai Masatoshi

Publisher： MDPI

E-ISSN： 1424-8220|10|4|4100-4113

ISSN： 1424-8220

Source： Sensors, Vol.10, Iss.4, 2010-04, pp. : 4100-4113

Access to resources Favorite

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Averaging of accumulated data is a standard technique applied to processing data with low signal-to-noise ratios (SNR), such as image signals captured in ultra-high-speed imaging. The authors propose an architecture layout of an ultra-high-speed image sensor capable of on-chip signal accumulation. The very high frame rate is enabled by employing an image sensor structure with a multi-folded CCD in each pixel, which serves as an in situ image signal storage. The signal accumulation function is achieved by direct connection of the first and the last storage elements of the in situ storage CCD. It has been thought that the multi-folding is achievable only by driving electrodes with complicated and impractical layouts. Simple configurations of the driving electrodes to overcome the difficulty are presented for two-phase and four-phase transfer CCD systems. The in situ storage image sensor with the signal accumulation function is named Image Signal Accumulation Sensor (ISAS).