Study of Back Biasing Schemes for ULV Logic from the Gate Level to the IP Level

Author: de Streel Guerric   Bol David  

Publisher: MDPI

E-ISSN: 2079-9268|4|3|168-187

ISSN: 2079-9268

Source: Journal of Low Power Electronics and Applications, Vol.4, Iss.3, 2014-07, pp. : 168-187

Access to resources Favorite

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract