Analytical Drain Current Model for Fully Depleted Surrounding Gate TFET

Publisher: Trans Tech Publications

E-ISSN: 1661-9897|2018|55|75-81

ISSN: 1662-5250

Source: Journal of Nano Research, Vol.2018, Iss.55, 2018-12, pp. : 75-81

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content