A 6‐Gbps/lane receiver for a clock‐forwarded link in 65‐nm CMOS process

Publisher: John Wiley & Sons Inc

E-ISSN: 1097-007x|43|4|544-552

ISSN: 0098-9886

Source: INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, Vol.43, Iss.4, 2015-04, pp. : 544-552

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract