Cross-Contamination Risk Evaluation during Fabrication of III-V Devices in a Silicon Processing Environment

Publisher： Trans Tech Publications

E-ISSN： 1662-9779|2014|219|63-67

ISSN： 1012-0394

Source： Solid State Phenomena, Vol.2014, Iss.219, 2014-01, pp. : 63-67

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Quantitative Analysis of Trace Metallic Contamination on III-V Compound Semiconductor Surfaces

By  

Solid State Phenomena, Vol. 2016, Iss. 255, 2016-10 ,pp. : 319-322

Trans Tech Publications

Access to resources Recommend Favorite

Detection and Prevention of Palladium Contamination in Silicon Devices

By  

Solid State Phenomena, Vol. 2015, Iss. 242, 2016-02 ,pp. : 252-7

Trans Tech Publications

Access to resources Recommend Favorite

Engineering of Ga1−xInxAsySb1−y/GaSb quantum well for III-V based devices emitting near 2.7 μm

By  

IOP Conference Series: Materials Science and Engineering, Vol. 13, Iss. 1, 2010-11 ,pp. : 32-38

IOP Publishing

Access to resources Recommend Favorite

Thermodynamic study of phase equilibria in strained III–V alloy semiconductors

By Ohtani H.   Kobayashi K.   Ishida K.  

Journal of Phase Equilibria, Vol. 22, Iss. 3, 2001-05 ,pp. : 276-286

Springer Publishing Company

Access to resources Recommend Favorite

Linking computational and experimental studies of III–V quantum dots for optoelectronics and photovoltaics

By Semichaevsky A.   Goldman R.   Johnson H.  

JOM, Vol. 63, Iss. 9, 2011-09 ,pp. : 20-26

Springer Publishing Company

Access to resources Recommend Favorite