Automating the sizing of transistors in CMOS gates for low‐power and high‐noise margin operation

E-ISSN： 1097-007x|43|11|1637-1654

ISSN： 0098-9886

Source： INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, Vol.43, Iss.11, 2015-11, pp. : 1637-1654

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

60‐GHz low‐power OOK transmitter in 65‐NMCMOS technology

MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, Vol. 57, Iss. 8, 2015-08 ,pp. : 1977-1980

John Wiley & Sons Inc

Access to resources Recommend Favorite

Crosstalk‐noise‐aware bus coding with low‐power ground‐gated repeaters

INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, Vol. 46, Iss. 2, 2018-02 ,pp. : 280-289

John Wiley & Sons Inc

Access to resources Recommend Favorite

A low‐power 802.11 ad compatible 60‐GHz phase‐locked loop in 65‐nm CMOS

MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, Vol. 57, Iss. 3, 2015-03 ,pp. : 660-667

John Wiley & Sons Inc

Access to resources Recommend Favorite

A high‐power and high‐efficiency CMOSVCO

MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, Vol. 57, Iss. 10, 2015-10 ,pp. : 2437-2441

John Wiley & Sons Inc

Access to resources Recommend Favorite

A −187.7‐FoM V‐band low‐power CMOS VCO using modified fT‐doubler with current‐reused technique

MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, Vol. 57, Iss. 7, 2015-07 ,pp. : 1752-1755

John Wiley & Sons Inc

Access to resources Recommend Favorite