Gate‐level body biasing for subthreshold logic circuits: analytical modeling and design guidelines

E-ISSN： 1097-007x|43|11|1523-1540

ISSN： 0098-9886

Source： INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, Vol.43, Iss.11, 2015-11, pp. : 1523-1540

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Multi‐Level Logic Gate Operation Based on Amplified Aptasensor Performance

ANGEWANDTE CHEMIE INTERNATIONAL EDITION, Vol. 54, Iss. 26, 2015-06 ,pp. : 7693-7697

John Wiley & Sons Inc

Access to resources Recommend Favorite

Designing and Modeling of Logic Circuits Based on Switching of the Gated Oligo-Phenylenevinylene Molecule

Journal of Nano Research, Vol. 2017, Iss. 46, 2017-04 ,pp. : 82-92

Trans Tech Publications

Access to resources Recommend Favorite

Comparative study of serial and parallel heuristics used to design combinational logic circuits

By Alba Enrique Luque Gabriel Coello Carlos A. Coello Luna Erika Hernández

Optimization Methods and Software, Vol. 22, Iss. 3, 2007-06 ,pp. : 485-509

Taylor & Francis Ltd

Access to resources Recommend Favorite

Design and construction of hot limiter biasing system for the tokamak

By Salar Elahi Ahmad Ghoranneviss Mahmood Arvin Reza Mohammadi Siamak

Radiation Effects and Defects in Solids, Vol. 168, Iss. 9, 2013-09 ,pp. : 642-653

Taylor & Francis Ltd

Access to resources Recommend Favorite

Tribotronic Logic Circuits and Basic Operations

ADVANCED MATERIALS, Vol. 27, Iss. 23, 2015-06 ,pp. : 3533-3540

John Wiley & Sons Inc

Access to resources Recommend Favorite