Performance analysis of distributed symmetric sparse matrix vector multiplication algorithm for multi‐core architectures

Publisher： John Wiley & Sons Inc

E-ISSN： 1532-0634|27|17|5019-5036

ISSN： 1532-0626

Source： CONCURRENCY AND COMPUTATION: PRACTICE & EXPERIENCE (ELECTRONIC), Vol.27, Iss.17, 2015-12, pp. : 5019-5036

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Sparse matrix operations on several multi-core architectures

By Trinitis Carsten   Küstner Tilman   Weidendorfer Josef   Smajic Jasmin  

The Journal of Supercomputing, Vol. 57, Iss. 2, 2011-08 ,pp. : 132-140

Springer Publishing Company

Access to resources Recommend Favorite

Performance Analysis of the Parallel Karatsuba Multiplication Algorithm for Distributed Memory Architectures

By Cesari G.   Maeder R.  

Journal of Symbolic Computation, Vol. 21, Iss. 4, 1996-04 ,pp. : 467-473

Academic Press

Access to resources Recommend Favorite

Performance modeling and optimization of sparse matrix-vector multiplication on NVIDIA CUDA platform

By Xu Shiming  

The Journal of Supercomputing, Vol. 63, Iss. 3, 2013-03 ,pp. : 710-721

Springer Publishing Company

Access to resources Recommend Favorite

Performance analysis and structured parallelisation of the space–time adaptive processing computational kernel on multi-core architectures

By Buono Daniele   Mencagli Gabriele   Pascucci Alessio   Vanneschi Marco  

International Journal of Parallel, Emergent and Distributed Systems, Vol. 29, Iss. 5, 2014-09 ,pp. : 460-498

Taylor & Francis Ltd

Access to resources Recommend Favorite

GPU accelerated sparse matrix‐vector multiplication and sparse matrix‐transpose vector multiplication

By  

CONCURRENCY AND COMPUTATION: PRACTICE & EXPERIENCE (ELECTRONIC), Vol. 27, Iss. 14, 2015-09 ,pp. : 3771-3789

John Wiley & Sons Inc

Access to resources Recommend Favorite