Cluster Based Networks-on-Chip: An Efficient and Fault-Tolerant Architecture using Network Interface Assisted Routing

E-ISSN： 1947-9239|4|3|25-41

ISSN： 1947-9220

Source： International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS), Vol.4, Iss.3, 2013-07, pp. : 25-41

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Acyclic LBDRe: fault-tolerant routing algorithm for network on chip

By Zinzuwadiya Amit

International Journal of Embedded Systems, Vol. 5, Iss. 1-2, 2013-02 ,pp. : 19-26

Inderscience Publishers

Access to resources Recommend Favorite

Fault-tolerant de-Bruijn graph based multipurpose architecture and routing protocol for wireless sensor networks

By Mishra Vishram Mathew Jimson Pradhan Dhiraj K.

International Journal of Sensor Networks, Vol. 10, Iss. 3, 2011-08 ,pp. : 160-175

Inderscience Publishers

Access to resources Recommend Favorite

Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC)

By Ben Ahmed Akram Ben Abdallah Abderazek

The Journal of Supercomputing, Vol. 66, Iss. 3, 2013-12 ,pp. : 1507-1532

Springer Publishing Company

Access to resources Recommend Favorite

A genetic-based fault-tolerant routing strategy for multiprocessor networks

By Loh P.K.K. Shaw V.

Future Generation Computer Systems, Vol. 17, Iss. 4, 2001-01 ,pp. : 415-423

Elsevier

Access to resources Recommend Favorite

A fault-tolerant routing protocol in wireless sensor networks

By Chao Hsi-Lu Chang Chen-Lung

International Journal of Sensor Networks, Vol. 3, Iss. 1, 2007-12 ,pp. : 66-73

Inderscience Publishers

Access to resources Recommend Favorite