8-Bit Quantizer for Chaotic Generator With Reduced Hardware Complexity

Publisher： IGI Global_journal

E-ISSN： 2334-4601|5|3|55-70

ISSN： 2334-4598

Source： International Journal of Rough Sets and Data Analysis (IJRSDA), Vol.5, Iss.3, 2018-07, pp. : 55-70

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Design of a Chaotic Random Bit Generator Using a Duffing - van der Pol System

By  

International Journal of System Dynamics Applications (IJSDA), Vol. 5, Iss. 3, 2016-07 ,pp. : 94-111

IGI Global_journal

Access to resources Recommend Favorite

Allocation of multiple precision behaviors for maximal bit level reuse of hardware resources

By Molina M.C.   Mendias J.M.   Hermida R.  

Journal of Systems Architecture, Vol. 49, Iss. 12, 2003-12 ,pp. : 505-519

Elsevier

Access to resources Recommend Favorite

Reconfigurable hardware implementation of a modified chaotic filter bank scheme

By Pande A.  

International Journal of Embedded Systems, Vol. 4, Iss. 3-4, 2010-03 ,pp. : 248-258

Inderscience Publishers

Access to resources Recommend Favorite

Fingerprint images encryption process based on a chaotic true random bits generator

By Volos Christos K.  

International Journal of Multimedia Intelligence and Security, Vol. 1, Iss. 4, 2010-03 ,pp. : 320-335

Inderscience Publishers

Access to resources Recommend Favorite

Complexity of user interfaces: Can it be reduced by a mode key?

By Musseler Jochen   Meinecke Cristina   Dobler Johannes  

Behaviour and Information Technology, Vol. 15, Iss. 5, 1996-09 ,pp. : 291-300

Taylor & Francis Ltd

Access to resources Recommend Favorite