Author： Zhou Bin
Publisher： Springer Publishing Company
ISSN： 0923-8174
Source： Journal of Electronic Testing, Vol.27, Iss.1, 2011-02, pp. : 43-56
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Access to resources
Recommend
Minimized Power Consumption for Scan-Based BIST
Journal of Electronic Testing, Vol. 16, Iss. 3, 2000-06 ,pp. :
Test Cycle Count Reduction in a Parallel Scan BIST Environment
By Ayari B.
Journal of Electronic Testing, Vol. 16, Iss. 5, 2000-10 ,pp. :
An effective logic BIST scheme based on LFSR-reseeding and TVAC
International Journal of Electronics, Vol. 101, Iss. 9, 2014-09 ,pp. :