A 13-bit noise shaping SAR-ADC with dual-polarity digital calibration

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.75, Iss.3, 2013-06, pp. : 459-465

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Digital post-calibration of a 5-bit 1.25 GS/s flash ADC

By Yang Yang Xianli Zhao Shun'an Zhong Guofeng Li

Journal of Semiconductors, Vol. 33, Iss. 2, 2012-02 ,pp. : 25011-25015

IOP Publishing

Access to resources Recommend Favorite

A 12-bit 1 MS/s SAR-ADC for multi-channel CdZnTe detectors

By Wei Liu Tingcun Wei Bo Li Panjie Guo Yongcai Hu

Journal of Semiconductors, Vol. 36, Iss. 4, 2015-04 ,pp. : 45007-45014

IOP Publishing

Access to resources Recommend Favorite

A 14-bit dual-path 2-0 MASH ADC with dual digital error correction

By Zhang Zhenyong

Analog Integrated Circuits and Signal Processing, Vol. 59, Iss. 2, 2009-05 ,pp. : 143-150

Springer Publishing Company

Access to resources Recommend Favorite

Digital PWM controller with one-bit noise-shaping interface

By Roh Jeongjin

Analog Integrated Circuits and Signal Processing, Vol. 49, Iss. 1, 2006-10 ,pp. : 11-17

Springer Publishing Company

Access to resources Recommend Favorite

A low power 11-bit 100 MS/s SAR ADC IP

Journal of Semiconductors, Vol. 36, Iss. 2, 2015-02 ,pp. : 25003-25007

IOP Publishing

Access to resources Recommend Favorite