A high-speed subpixel edge detector implementation inside a FPGA

Author: Hussmann S.   Ho T.H.  

Publisher: Elsevier

ISSN: 1077-2014

Source: Real-Time Imaging, Vol.9, Iss.5, 2003-10, pp. : 361-368

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next