A complete resistance extraction methodology and circuit models for typical TSV structures

Author： Chung Hsien   Tu Che-Min   Lwo Ben-Je   Lee Chih-Yuan  

Publisher： Taylor & Francis Ltd

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.100, Iss.9, 2013-09, pp. : 1256-1269

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

An accurate RLGC circuit model for dual tapered TSV structure

By Zhen Wei   Xiaochun Li   Junfa Mao  

Journal of Semiconductors, Vol. 35, Iss. 9, 2014-09 ,pp. : 95008-95014

IOP Publishing

Access to resources Recommend Favorite

A Symbolic Pole/Zero Extraction Methodology Based on Analysis of Circuit Time-Constants

By Guerra O.  

Analog Integrated Circuits and Signal Processing, Vol. 31, Iss. 2, 2002-05 ,pp. : 101-118

Springer Publishing Company

Access to resources Recommend Favorite

An Analog Circuit Fault Characterization Methodology

By Maidon Yvan  

Journal of Electronic Testing, Vol. 21, Iss. 2, 2005-04 ,pp. : 127-134

Springer Publishing Company

Access to resources Recommend Favorite

An equivalent circuit parameters extraction technique for bandpass filters

By Li X.  

International Journal of Electronics, Vol. 92, Iss. 5, 2005-05 ,pp. : 303-311

Taylor & Francis Ltd

Access to resources Recommend Favorite

Analog Circuit Design Methodology in a Low Power RISC Microprocessor

By Ishibashi K.  

Analog Integrated Circuits and Signal Processing, Vol. 20, Iss. 2, 1999-08 ,pp. : 85-94

Springer Publishing Company

Access to resources Recommend Favorite