A Bayesian parallel site methodology with an application to uniformity modeling in semiconductor manufacturing

Author: Fenner Joel  

Publisher: Taylor & Francis Ltd

ISSN: 0740-817X

Source: IIE Transactions, Vol.41, Iss.9, 2009-09, pp. : 754-763

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract