Maximize Parallelism Minimize Overhead for Nested Loops via Loop Striping

ISSN： 0922-5773

Source： Journal of VLSI Signal Processing, Vol.47, Iss.2, 2007-05, pp. : 153-167

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Eigenvectors-based parallelisation of nested loops with affine dependences

By Lenders Patrick

Parallel Algorithms and Applications, Vol. 17, Iss. 3, 2001-01 ,pp. : 227-248

Taylor & Francis Ltd

Access to resources Recommend Favorite

Tiling Nested Loops into Maximal Rectangular Blocks

By Chen Y.S. Wang S.D. Wang C.M.

Journal of Parallel and Distributed Computing, Vol. 35, Iss. 2, 1996-06 ,pp. : 123-132

Academic Press

Access to resources Recommend Favorite

Optimizing Nested Loops Using Local CPS Conversion

By Reppy J.

LISP and Symbolic Computation, Vol. 15, Iss. 2-3, 2002-09 ,pp. : 161-180

Springer Publishing Company

Access to resources Recommend Favorite

Supporting Nested OpenMP Parallelism in the TAU Performance System

By Morris Alan Malony Allen Shende Sameer

International Journal of Parallel Programming, Vol. 35, Iss. 4, 2007-08 ,pp. : 417-436

Springer Publishing Company

Access to resources Recommend Favorite

Semi-Automatic Composition of Loop Transformations for Deep Parallelism and Memory Hierarchies

By Girbal Sylvain Vasilache Nicolas Bastoul Cédric Cohen Albert Parello David Sigler Marc Temam Olivier

International Journal of Parallel Programming, Vol. 34, Iss. 3, 2006-06 ,pp. : 261-317

Springer Publishing Company

Access to resources Recommend Favorite