A linear complexity algorithm for the automatic generation of convex multiple input multiple output instructions

By Galuzzi Carlo   Bertels Koen   Vassiliadis Stamatis  

International Journal of Electronics, Vol. 95, Iss. 7, 2008-07 ,pp. : 603-619

Taylor & Francis Ltd

Access to resources Recommend Favorite

Combinatorial Analysis of Check Set Construction for Algorithm-Based Fault Tolerance Systems

By Wang D-Q.   Zhao L-C.  

Journal of Electronic Testing, Vol. 12, Iss. 3, 1998-06 ,pp. : 255-260

Springer Publishing Company

Access to resources Recommend Favorite

A Test Time Reduction Algorithm for Test Architecture Design for Core-Based System Chips

By Goel S.K.  

Journal of Electronic Testing, Vol. 19, Iss. 4, 2003-08 ,pp. : 425-435

Springer Publishing Company

Access to resources Recommend Favorite

A genetic algorithm for segmented channel routing

By Zhao Xibin  

International Journal of Electronics, Vol. 100, Iss. 12, 2013-12 ,pp. : 1630-1636

Taylor & Francis Ltd

Access to resources Recommend Favorite

Novel Canonic Current Mode DDCC Based SRCO Synthesized Using a Genetic Algorithm

By Aggarwal Varun  

Analog Integrated Circuits and Signal Processing, Vol. 40, Iss. 1, 2004-07 ,pp. : 83-85

Springer Publishing Company

Access to resources Recommend Favorite