Implications of gated-Vss technique on leakage power in embedded caches

Author: Kudithipudi Dhireesha  

Publisher: Inderscience Publishers

ISSN: 1741-1068

Source: International Journal of Embedded Systems, Vol.4, Iss.1, 2009-07, pp. : 17-26

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract