A 24.5 mW, 10-bit, 50 MS/sec CMOS pipelined analogue-to-digital converter

Author： Meganathan D.  

Publisher： Inderscience Publishers

ISSN： 1751-6528

Source： International Journal of High Performance Systems Architecture, Vol.3, Iss.4, 2011-02, pp. : 184-201

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

An Embedded Low Transistor Count 8-bit Analog-to-digital Converter Using a Binary Searching Method

By Wang Chua-Chin   Hsueh Ya-Hsin   Huang Shao-Ku  

VLSI Design, Vol. 14, Iss. 2, 2002-01 ,pp. : 193-202

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Framework for Verifying Bit-Level Pipelined Machines Based on Automated Deduction and Decision Procedures

By Manolios Panagiotis   Srinivasan Sudarshan  

Journal of Automated Reasoning, Vol. 37, Iss. 1-2, 2006-08 ,pp. : 93-116

Springer Publishing Company

Access to resources Recommend Favorite

A bit too precise? Verification of quantized digital filters

By Cox Arlen   Sankaranarayanan Sriram   Chang Bor-Yuh  

International Journal on Software Tools for Technology Transfer, Vol. 16, Iss. 2, 2014-04 ,pp. : 175-190

Springer Publishing Company

Access to resources Recommend Favorite

Patterns in the distribution of digital games via BitTorrent

By Drachen Anders  

International Journal of Advanced Media and Communication, Vol. 5, Iss. 1, 2013-05 ,pp. : 80-99

Inderscience Publishers

Access to resources Recommend Favorite

W. Ross Ashby: a digital archive

By Ashby Mick  

International Journal of General Systems, Vol. 38, Iss. 2, 2009-02 ,pp. : 97-101

Taylor & Francis Ltd

Access to resources Recommend Favorite