High-throughput differentiated service provision router architecture for wireless network-on-chip

ISSN： 1751-6528

Source： International Journal of High Performance Systems Architecture, Vol.4, Iss.1, 2012-06, pp. : 38-56

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC)

By Ben Ahmed Akram Ben Abdallah Abderazek

The Journal of Supercomputing, Vol. 66, Iss. 3, 2013-12 ,pp. : 1507-1532

Springer Publishing Company

Access to resources Recommend Favorite

A highly efficient behavioural model of router for network-on-chip with link aggregation

By Korotkyi Ievgen Lysenko Oleksandr

International Journal of Embedded Systems, Vol. 5, Iss. 1-2, 2013-02 ,pp. : 3-12

Inderscience Publishers

Access to resources Recommend Favorite

RevivePath: Resilient Network-on-Chip Design Through Data Path Salvaging of Router

By Han Yin-He Liu Cheng Lu Hang Li Wen-Bo Zhang Lei Li Xiao-Wei

Journal of Computer Science and Technology, Vol. 28, Iss. 6, 2013-11 ,pp. : 1045-1053

Springer Publishing Company

Access to resources Recommend Favorite

Integrated modelling and generation of a reconfigurable network-on-chip

By Ching Doris Schaumont Patrick Verbauwhede Ingrid

International Journal of Embedded Systems, Vol. 1, Iss. 3-4, 2006-06 ,pp. : 218-227

Inderscience Publishers

Access to resources Recommend Favorite

Reliable network-on-chip design for multi-core system-on-chip

By Chang Kuei-Chung

The Journal of Supercomputing, Vol. 55, Iss. 1, 2011-01 ,pp. : 86-102

Springer Publishing Company

Access to resources Recommend Favorite