An Implementation Approach of the IEEE 1149.1 for the Routing Test of a VLSI Massively Parallel Architecture

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.12, Iss.3, 1998-06, pp. : 171-185

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

An IEEE 1149.1 Compliant Test Control Architecture

By Mukherjee D.

Journal of Electronic Testing, Vol. 13, Iss. 3, 1998-12 ,pp. : 273-297

Springer Publishing Company

Access to resources Recommend Favorite

A Parallel Tester Architecture for Accelerometer and Gyroscope MEMS Calibration and Test

By Ciganda Brasca Lyl

Journal of Electronic Testing, Vol. 27, Iss. 3, 2011-06 ,pp. : 389-402

Springer Publishing Company

Access to resources Recommend Favorite

A serial input VLSI systolic architecture for a clustering analyser

By Lai Mao-Fu Hsieh Chaur-Her

International Journal of Electronics, Vol. 84, Iss. 3, 1998-03 ,pp. : 269-284

Taylor & Francis Ltd

Access to resources Recommend Favorite

Implementation of the IEEE 802.15.4 module with CFP in NS-2

By Choi WoongChul Lee SeokMin

Telecommunication Systems, Vol. 52, Iss. 4, 2013-04 ,pp. : 2347-2356

Springer Publishing Company

Access to resources Recommend Favorite

Mixed Mode VLSI Implementation of a Neural Associative Memory

By Heittmann A.

Analog Integrated Circuits and Signal Processing, Vol. 30, Iss. 2, 2002-02 ,pp. : 159-172

Springer Publishing Company

Access to resources Recommend Favorite