Frequency Response Verification of Analog Circuits Using Global Optimization Techniques

Author: Seshadri S.  

Publisher: Springer Publishing Company

ISSN: 0923-8174

Source: Journal of Electronic Testing, Vol.17, Iss.5, 2001-10, pp. : 395-408

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract