A Low Power Pseudo-Random BIST Technique

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.19, Iss.6, 2003-01, pp. : 637-644

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Low Power BIST by Filtering Non-Detecting Vectors

By Manich S.

Journal of Electronic Testing, Vol. 16, Iss. 3, 2000-06 ,pp. : 193-202

Springer Publishing Company

Access to resources Recommend Favorite

Mixed-Signal Circuit Classification in a Pseudo-Random Testing Scheme

By Marzocca C.

Journal of Electronic Testing, Vol. 18, Iss. 3, 2002-06 ,pp. : 333-342

Springer Publishing Company

Access to resources Recommend Favorite

A Low Power Dissipation Technique for a Low Voltage OTA

By Ibaragi E. Hyogo A. Sekine K.

Analog Integrated Circuits and Signal Processing, Vol. 20, Iss. 2, 1999-08 ,pp. : 119-128

Springer Publishing Company

Access to resources Recommend Favorite

Minimized Power Consumption for Scan-Based BIST

By Gerstendörfer S.

Journal of Electronic Testing, Vol. 16, Iss. 3, 2000-06 ,pp. : 203-212

Springer Publishing Company

Access to resources Recommend Favorite

Low Cost BIST for Static and Dynamic Testing of ADCs

By Gloria Flores Maria

Journal of Electronic Testing, Vol. 21, Iss. 3, 2005-06 ,pp. : 283-290

Springer Publishing Company

Access to resources Recommend Favorite