An arithmetic residue to binary conversion technique

Publisher： Elsevier

ISSN： 0167-9260

Source： Integration, the VLSI Journal, Vol.36, Iss.1, 2003-09, pp. : 13-25

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Pixel-level A/D conversion using voltage reset technique

Journal of Semiconductors, Vol. 35, Iss. 11, 2014-11 ,pp. : 115009-115013

IOP Publishing

Access to resources Recommend Favorite

A redundant-binary partial-product generator based on a five-bit recoding technique

By Law Chong-Fatt Yeo Kiat-Seng Rofail Samir S.

International Journal of Electronics, Vol. 87, Iss. 4, 2000-04 ,pp. : 413-423

Taylor & Francis Ltd

Access to resources Recommend Favorite

Quaternary to binary bit conversion CMOS integrated circuit design using multiple-input floating gate MOSFETS

By Srivastava A. Venkata H.N.

Integration, the VLSI Journal, Vol. 36, Iss. 3, 2003-10 ,pp. : 87-101

Elsevier

Access to resources Recommend Favorite

A 2.45 GHz CMOS up-conversion mixer design utilizing the current-reuse bleeding technique

By Choi J.-Y. Lee S.-G.

International Journal of Electronics, Vol. 91, Iss. 9, 2004-09 ,pp. : 537-550

Taylor & Francis Ltd

Access to resources Recommend Favorite

Design and Evaluation of Adiabatic Arithmetic Units

By Knapp M.C.

Analog Integrated Circuits and Signal Processing, Vol. 14, Iss. 1-2, 1997-09 ,pp. : 71-79

Springer Publishing Company

Access to resources Recommend Favorite