Modeling of Thermally Induced Stresses in Three-Dimensional Bonded Integrated Circuit Wafers

ISSN： 1543-186X

Source： Journal of Electronic Materials, Vol.40, Iss.5, 2011-05, pp. : 670-673

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Analysis and optimization of TSV–TSV coupling in three-dimensional integrated circuits

By Yingbo Zhao Gang Dong Yintang Yang

Journal of Semiconductors, Vol. 36, Iss. 4, 2015-04 ,pp. : 45011-45018

IOP Publishing

Access to resources Recommend Favorite

Analysis of misalignment-induced deformation in three-dimensional semiconductor chip stacks

By Johnson Richard W. Shen Yu-Lin

Microelectronics International, Vol. 31, Iss. 2, 2014-04 ,pp. : 61-70

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Impedance matching for the reduction of signal reflection in high speed multilevel three-dimensional integrated chips

By Xiaoxian Liu Zhangming Zhu Yintang Yang Fengjuan Wang Ruixue Ding

Journal of Semiconductors, Vol. 35, Iss. 1, 2014-01 ,pp. : 15008-15015

IOP Publishing

Access to resources Recommend Favorite

Two-dimensional parasitic capacitance extraction for integrated circuit with dual discrete geometric methods

By Dan Ren Xiaoyu Xu Hui Qu Zhuoxiang Ren

Journal of Semiconductors, Vol. 36, Iss. 4, 2015-04 ,pp. : 45008-45014

IOP Publishing

Access to resources Recommend Favorite

New Challenges for Integrated Circuit Solutions

By Soerensen J.

Wireless Personal Communications, Vol. 17, Iss. 2-3, 2001-06 ,pp. : 291-302

Springer Publishing Company

Access to resources Recommend Favorite