A Novel (N + 1/2) Pulse Swallow Programmable Divider for the Prescaler PLL Frequency Synthesizer

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.21, Iss.2, 1999-11, pp. : 117-126

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A CMOS Quadrature Baseband Frequency Synthesizer/Modulator

By Kosunen M. vankka J. Waltari M. Sumanen L. Koli K. Halonen K.

Analog Integrated Circuits and Signal Processing, Vol. 18, Iss. 1, 1999-01 ,pp. : 55-67

Springer Publishing Company

Access to resources Recommend Favorite

Novel high-precision current-mode multiplier/divider

By Menekay Serdar

Analog Integrated Circuits and Signal Processing, Vol. 60, Iss. 3, 2009-09 ,pp. : 237-248

Springer Publishing Company

Access to resources Recommend Favorite

A Novel Architecture for Programmable Fractional-N PLL

By Rana Ram

Analog Integrated Circuits and Signal Processing, Vol. 47, Iss. 2, 2006-05 ,pp. : 207-211

Springer Publishing Company

Access to resources Recommend Favorite

A Novel Dual-Modulus 2.8 GHz Divide-by-127/128 Prescaler Using Pull Down Transistor in 0.35  m CMOS Technology

By Rana Ram

Analog Integrated Circuits and Signal Processing, Vol. 42, Iss. 2, 2005-01 ,pp. : 191-195

Springer Publishing Company

Access to resources Recommend Favorite

A fast-locking agile frequency synthesizer for MIMO dual-mode WiFi/WiMAX applications

By Tsai Meng-Ting

Analog Integrated Circuits and Signal Processing, Vol. 64, Iss. 1, 2010-07 ,pp. : 69-79

Springer Publishing Company

Access to resources Recommend Favorite