Author: Akazawa M. Tokuda E. Asahi N. Amemiya Y.
Publisher: Springer Publishing Company
ISSN: 0925-1030
Source: Analog Integrated Circuits and Signal Processing, Vol.25, Iss.1, 2000-10, pp. : 51-57
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
FPGA placement by using Hopfield neural network
By Kos Andrzej Nagórny Zbigniew
Microelectronics International, Vol. 26, Iss. 1, 2009-01 ,pp. :