Low Voltage High-Speed CMOS Square-Law Composite Transistor Cell

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.25, Iss.3, 2000-12, pp. : 347-350

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Statistical Design of Low Power Square-Law CMOS Cells for High Yield

By Tarim T.B.

Analog Integrated Circuits and Signal Processing, Vol. 23, Iss. 3, 2000-06 ,pp. : 237-248

Springer Publishing Company

Access to resources Recommend Favorite

High-speed low-voltage CMOS line driver for SerDes applications

By Rogers M.

International Journal of Electronics, Vol. 100, Iss. 4, 2013-04 ,pp. : 575-581

Taylor & Francis Ltd

Access to resources Recommend Favorite

A High Speed, Low Voltage CMOS Offset Comparator

By Fayed A.A.

Analog Integrated Circuits and Signal Processing, Vol. 36, Iss. 3, 2003-09 ,pp. : 267-272

Springer Publishing Company

Access to resources Recommend Favorite

A Wired-AND Current-Mode Logic Circuit Technique in CMOS for Low-Voltage, High-Speed and Mixed-Signal VLSIC

By Ungan I.E. Acskar M.

Analog Integrated Circuits and Signal Processing, Vol. 14, Iss. 1-2, 1997-09 ,pp. : 59-70

Springer Publishing Company

Access to resources Recommend Favorite

A high-speed, high fan-in dynamic comparator with low transistor count

International Journal of Electronics, Vol. 101, Iss. 5, 2014-05 ,pp. : 681-690

Taylor & Francis Ltd

Access to resources Recommend Favorite