Current Mirror Layout Strategies for Enhancing Matching Performance

Author： Lan M-F.   Tammineedi A.   Geiger R.  

Publisher： Springer Publishing Company

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.28, Iss.1, 2001-07, pp. : 9-26

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

New layout strategies with improved matching performance

By He Chengming   Dai Xin   Xing Hanqing   Chen Degang  

Analog Integrated Circuits and Signal Processing, Vol. 49, Iss. 3, 2006-12 ,pp. : 281-289

Springer Publishing Company

Access to resources Recommend Favorite

A Current Mirror for Low Voltage, High Performance Analog Circuits

By Rajput S.S.  

Analog Integrated Circuits and Signal Processing, Vol. 36, Iss. 3, 2003-09 ,pp. : 221-233

Springer Publishing Company

Access to resources Recommend Favorite

Layout Dependent Matching Analysis of CMOS Circuits

By Okada K.   Onodera H.   Tamaru K.  

Analog Integrated Circuits and Signal Processing, Vol. 25, Iss. 3, 2000-12 ,pp. : 309-318

Springer Publishing Company

Access to resources Recommend Favorite

Layout preferences concerning matching in a fully differential Δ Σ modulator design

By Binici Hakan   Kostamovaara Juha  

Analog Integrated Circuits and Signal Processing, Vol. 51, Iss. 2, 2007-05 ,pp. : 129-130

Springer Publishing Company

Access to resources Recommend Favorite

Layout preferences concerning matching in a fully differential ΔΣ modulator design

By Binici Hakan   Kostamovaara Juha  

Analog Integrated Circuits and Signal Processing, Vol. 50, Iss. 2, 2007-02 ,pp. : 95-103

Springer Publishing Company

Access to resources Recommend Favorite