Design and Analysis of Power Integrity in Deep Submicron System-on-Chip Circuits

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.30, Iss.1, 2002-01, pp. : 15-29

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Power Supply Design Parameters for Switching-Noise Control in Deep-Submicron Circuits Design Flows

By Graziano M. Masera G. Piccinini G. Zamboni M.

Analog Integrated Circuits and Signal Processing, Vol. 31, Iss. 3, 2002-06 ,pp. : 225-248

Springer Publishing Company

Access to resources Recommend Favorite

Electromagnetically compatible CMOS auto-balanced current sensor for highly integrated power control System-On-Chip

By Frick V.

International Journal of Electronics, Vol. 94, Iss. 1, 2007-01 ,pp. : 9-22

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Dynamic Thermal Management Circuit for System-On-Chip Designs

By Chiueh H.

Analog Integrated Circuits and Signal Processing, Vol. 36, Iss. 1-2, 2003-07 ,pp. : 175-181

Springer Publishing Company

Access to resources Recommend Favorite

A Note on System-on-Chip Test Scheduling Formulation

By Koranne Sandeep

Journal of Electronic Testing, Vol. 20, Iss. 3, 2004-06 ,pp. : 309-313

Springer Publishing Company

Access to resources Recommend Favorite

Low-voltage, low-power current monitor for deep-submicron testing

By Pecuh I. Margala M. Stopjaková V.

International Journal of Electronics, Vol. 88, Iss. 10, 2001-10 ,pp. : 1117-1129

Taylor & Francis Ltd

Access to resources Recommend Favorite