Incorporating Voltage Fluctuations of the Power Distribution Network into the Transient Analysis of CMOS Logic Gates

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.31, Iss.3, 2002-06, pp. : 249-259

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Power Consumption of Asymptotically Adiabatic Static Logic Gates

By Losev V. V. Starosel'skii V. I.

Russian Microelectronics, Vol. 33, Iss. 3, 2004-05 ,pp. : 188-194

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

Power Consumption of Quasi-adiabatic Logic Gates

By Losev V. V. Starosel'skii V. I.

Russian Microelectronics, Vol. 32, Iss. 6, 2003-11 ,pp. : 323-332

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

ANALOG LOW-VOLTAGE CURRENT-MODE IMPLEMENTATION OF DIGITAL LOGIC GATES

By TAHER ABUELMA'ATTI MUHAMMAD

Active and Passive Electronic Components, Vol. 26, Iss. 2, 2003-06 ,pp. : 111-114

Taylor & Francis Ltd

Access to resources Recommend Favorite

Single transistor primitive for timing and power modelling of CMOS gates

By Chatzigeorgiou A. Nikolaidis S.

International Journal of Electronics, Vol. 87, Iss. 10, 2000-10 ,pp. : 1227-1238

Taylor & Francis Ltd

Access to resources Recommend Favorite

A low-voltage low-power threshold voltage monitor for CMOS process sensing

By Ferreira Luís

Analog Integrated Circuits and Signal Processing, Vol. 68, Iss. 1, 2011-07 ,pp. : 51-57

Springer Publishing Company

Access to resources Recommend Favorite