Layout-Specific Circuit Evaluation in 3-D Integrated Circuits

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.35, Iss.2-3, 2003-05, pp. : 199-206

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Aladin: A Layout Synthesys Tool for Analog Integrated Circuits

By Zhang L. Kleine U. Raut R. Jiang Y.

Analog Integrated Circuits and Signal Processing, Vol. 46, Iss. 3, 2006-03 ,pp. : 215-230

Springer Publishing Company

Access to resources Recommend Favorite

Electrical and Mechanical Properties of Through-Silicon Vias and Bonding Layers in Stacked Wafers for 3D Integrated Circuits

By Hwang Sung-Hwan

Journal of Electronic Materials, Vol. 41, Iss. 2, 2012-02 ,pp. : 232-240

Springer Publishing Company

Access to resources Recommend Favorite

AN ADAPTIVE DIGITAL FUZZY ARCHITECTURE FOR APPLICATION-SPECIFIC INTEGRATED CIRCUITS

By EVMORFOPOULOS N. E. AVARITSIOTIS J. N.

Active and Passive Electronic Components, Vol. 25, Iss. 4, 2002-01 ,pp. : 289-306

Taylor & Francis Ltd

Access to resources Recommend Favorite

Evaluation of multibit upsets in integrated circuits under heavy charged particles

By Chumakov A.

Russian Microelectronics, Vol. 43, Iss. 2, 2014-03 ,pp. : 91-95

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

The single-event effect evaluation technology for nano integrated circuits

By Hongchao Zheng Yuanfu Zhao Suge Yue Long Fan Shougang Du Maoxin Chen Chunqing Yu

Journal of Semiconductors, Vol. 36, Iss. 11, 2015-11 ,pp. : 115002-115006

IOP Publishing

Access to resources Recommend Favorite