An Interconnect Scaling Scheme with Constant On-Chip Inductive Effects

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.35, Iss.2-3, 2003-05, pp. : 97-105

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Process variation robust current-mode on-chip interconnect signaling scheme

By Xinsheng Wang Yizhe Hu Mingyan Yu

Journal of Semiconductors, Vol. 35, Iss. 2, 2014-02 ,pp. : 25004-25009

IOP Publishing

Access to resources Recommend Favorite

Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores

By Chen L.

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 529-538

Springer Publishing Company

Access to resources Recommend Favorite

Circuit Design of an On-Chip Temperature-Compensated Constant Transconductance Reference

By Chen Jiwei

Analog Integrated Circuits and Signal Processing, Vol. 37, Iss. 3, 2003-01 ,pp. : 215-222

Springer Publishing Company

Access to resources Recommend Favorite

Scaling Analysis of On-Chip Power Grid Voltage Variations in Nanometer Scale ULSI

By Ajami Amir

Analog Integrated Circuits and Signal Processing, Vol. 42, Iss. 3, 2005-03 ,pp. : 277-290

Springer Publishing Company

Access to resources Recommend Favorite

Inductance Modeling for On-Chip Interconnects

By Tu S-W.

Analog Integrated Circuits and Signal Processing, Vol. 35, Iss. 1, 2003-04 ,pp. : 65-78

Springer Publishing Company

Access to resources Recommend Favorite