An ultra-low power successive approximation A/D converter with time–domain comparator

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.64, Iss.2, 2010-08, pp. : 183-190

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A power-adaptable A/D converter with integrated data compression

By Abo Elneel Nashwa

Analog Integrated Circuits and Signal Processing, Vol. 64, Iss. 3, 2010-09 ,pp. : 249-259

Springer Publishing Company

Access to resources Recommend Favorite

Low-Power Area-Efficient Pipelined A/D Converter Design Using a Single-Ended Amplifier

By Miyazaki D. Kawahito S.

Analog Integrated Circuits and Signal Processing, Vol. 25, Iss. 3, 2000-12 ,pp. : 235-244

Springer Publishing Company

Access to resources Recommend Favorite

Influence of Metastability Errors on SNR in Successive-Approximation A/D Converters

By Eklund J-E.

Analog Integrated Circuits and Signal Processing, Vol. 26, Iss. 3, 2001-03 ,pp. : 183-190

Springer Publishing Company

Access to resources Recommend Favorite

An 8-bit 40 MS/s Pipeline A/D Converter for WCDMA Testbed

By Sumanen L. Waltari M. Halonen K.

Analog Integrated Circuits and Signal Processing, Vol. 22, Iss. 1, 2000-01 ,pp. : 41-49

Springer Publishing Company

Access to resources Recommend Favorite

A 1.5 V, 8 mW, 8 b, 15 Msps BiCMOS A/D Converter

By Yotsuyanagi M.

Analog Integrated Circuits and Signal Processing, Vol. 25, Iss. 3, 2000-12 ,pp. : 227-234

Springer Publishing Company

Access to resources Recommend Favorite