A low-voltage low-power programmable fractional PLL in 0.18-m CMOS process

Author: Zhang M.  

Publisher: Springer Publishing Company

ISSN: 0925-1030

Source: Analog Integrated Circuits and Signal Processing, Vol.65, Iss.1, 2010-10, pp. : 33-42

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract