A power-efficient 10-bit 40-MS/s sub-sampling pipelined CMOS analog-to-digital converter

Author: Shu Guanghua  

Publisher: Springer Publishing Company

ISSN: 0925-1030

Source: Analog Integrated Circuits and Signal Processing, Vol.67, Iss.1, 2011-04, pp. : 95-102

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract