Annealing-based heuristics and genetic algorithms for circuit partitioning in parallel test generation

By Gil C.   Ortega J.   Diaz A.F.   Montoya M.D.G.  

Future Generation Computer Systems, Vol. 14, Iss. 5, 1998-12 ,pp. : 439-451

Elsevier

Access to resources Recommend Favorite

VLSI Circuit Performance Optimization by Geometric Programming

By Chu C.  

Annals of Operations Research, Vol. 105, Iss. 1-4, 2001-07 ,pp. : 37-60

Springer Publishing Company

Access to resources Recommend Favorite

Development of tests for VLSI circuit testability at the upper design levels

By Zolotorevich L.   Il’inkova A.  

Automation and Remote Control, Vol. 71, Iss. 9, 2010-09 ,pp. : 1888-1898

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

Dynamic Partitioning of Shared Cache Memory

By Suh G. E.   Rudolph L.   Devadas S.  

The Journal of Supercomputing, Vol. 28, Iss. 1, 2004-04 ,pp. : 7-26

Springer Publishing Company

Access to resources Recommend Favorite

On the partitioning of dynamic workforce scheduling problems

By Borenstein Yossi   Shah Nazaraf   Tsang Edward   Dorne Raphael   Alsheddy Abdullah   Voudouris Christos  

Journal of Scheduling, Vol. 13, Iss. 4, 2010-08 ,pp. : 411-425

Springer Publishing Company

Access to resources Recommend Favorite