Fast reconfigurable systolic hardware for modular multiplication and exponentiation

Author: Nedjah N.   de Macedo Mourelle L.  

Publisher: Elsevier

ISSN: 1383-7621

Source: Journal of Systems Architecture, Vol.49, Iss.7, 2003-10, pp. : 387-396

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract