An approach for machine-assisted verification of Timed CSP specifications

ISSN： 1614-5046

Source： Innovations in Systems and Software Engineering, Vol.6, Iss.3, 2010-09, pp. : 181-193

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A brief history of Timed CSP

By Davies J. Schneider S.

Theoretical Computer Science, Vol. 138, Iss. 2, 1995-02 ,pp. : 243-271

Elsevier

Access to resources Recommend Favorite

Probabilistic and prioritized models of timed CSP

By Lowe G.

Theoretical Computer Science, Vol. 138, Iss. 2, 1995-02 ,pp. : 315-352

Elsevier

Access to resources Recommend Favorite

The timed failures - Stability model for CSP

By Reed G.M. Roscoe A.W.

Theoretical Computer Science, Vol. 211, Iss. 1, 1999-01 ,pp. : 85-127

Elsevier

Access to resources Recommend Favorite

Models and temporal logical specifications for timed component connectors

By Arbab Farhad Baier Christel Boer Frank Rutten Jan

Software and Systems Modeling (SoSyM), Vol. 6, Iss. 1, 2007-03 ,pp. : 59-82

Springer Publishing Company

Access to resources Recommend Favorite

Timed verification of the generic architecture of a memory circuit using parametric timed automata

By Chevallier Remy Encrenaz-Tiphene Emmanuelle Fribourg Laurent Xu Weiwen

Formal Methods in System Design, Vol. 34, Iss. 1, 2009-02 ,pp. : 59-81

Springer Publishing Company

Access to resources Recommend Favorite