Parallel exponentiation using common-multiplicand-multiplication and signed-digit-folding techniques

ISSN： 0020-7160

Source： International Journal of Computer Mathematics, Vol.81, Iss.10, 2004-10, pp. : 1187-1202

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Fast exponentiation based on common-multiplicand-multiplication and minimal-signed-digit techniques

International Journal of Computer Mathematics, Vol. 84, Iss. 10, 2007-10 ,pp. : 1405-1415

Taylor & Francis Ltd

Access to resources Recommend Favorite

Fast exponentiation by folding the signed-digit exponent in half

By Lou D-C. Wu C-L. Chen C-Y.

International Journal of Computer Mathematics, Vol. 80, Iss. 10, 2003-10 ,pp. : 1251-1259

Taylor & Francis Ltd

Access to resources Recommend Favorite

The Time Course of Parietal Activation in Single-digit Multiplication: Evidence from Event-related Potentials

By Kiefer Markus Dehaene Stanislas

Mathematical Cognition, Vol. 3, Iss. 1, 1997-04 ,pp. : 1-30

Routledge Ltd

Access to resources Recommend Favorite

PARTITION ALGORITHM FOR PARALLEL PROCESSING OF ARRAY MULTIPLICATION IN GF(2m) FIELDS

By WUN CHIOU C.

International Journal of Computer Mathematics, Vol. 80, Iss. 7, 2003-07 ,pp. : 805-809

Taylor & Francis Ltd

Access to resources Recommend Favorite

Parallel Block Preconditioning Techniques for the Numerical Simulation of the Shallow Water Flow Using Finite Element Methods

By Cai Y. Navon I.M.

Journal of Computational Physics, Vol. 122, Iss. 1, 1995-11 ,pp. : 39-50

Academic Press

Access to resources Recommend Favorite