Fault tolerant algorithms for a linear array with a reconfigurable pipelined bus system*

Author: Bourgeois Anu G.  

Publisher: Taylor & Francis Ltd

ISSN: 1063-7192

Source: Parallel Algorithms and Applications, Vol.18, Iss.3, 2003-09, pp. : 139-153

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract