A Novel Dual-Modulus 2.8 GHz Divide-by-127/128 Prescaler Using Pull Down Transistor in 0.35  m CMOS Technology

By Rana Ram  

Analog Integrated Circuits and Signal Processing, Vol. 42, Iss. 2, 2005-01 ,pp. : 191-195

Springer Publishing Company

Access to resources Recommend Favorite

A 7 GHz 1.5-V Dual-Modulus Prescaler in 0.18 μm Copper-CMOS Technology

By Li S.  

Analog Integrated Circuits and Signal Processing, Vol. 32, Iss. 1, 2002-07 ,pp. : 89-95

Springer Publishing Company

Access to resources Recommend Favorite

Dual-Modulus Prescaler Based on Transmission Gates and Pseudo-PMOS Logic

By Rana Ram  

Analog Integrated Circuits and Signal Processing, Vol. 43, Iss. 1, 2005-04 ,pp. : 105-115

Springer Publishing Company

Access to resources Recommend Favorite

A High-Speed Low-Power Divide-by-15/16 Dual Modulus Prescaler in 0.6 m CMOS

By Tang Y.   Aktas A.   Ismail M.   Bibyk S.  

Analog Integrated Circuits and Signal Processing, Vol. 28, Iss. 2, 2001-08 ,pp. : 195-200

Springer Publishing Company

Access to resources Recommend Favorite

A Novel IP3 Boosting Technique Using Feedforward Distortion Cancellation Method for 5 GHz CMOS LNA

By Lin Min   Wang Haiyong   Li Yongming   Chen Hongyi  

Analog Integrated Circuits and Signal Processing, Vol. 46, Iss. 3, 2006-03 ,pp. : 293-296

Springer Publishing Company

Access to resources Recommend Favorite