Circuit analysis and optimization by partial matrix elimination with a new strategy of variable time step

Author: Mao Jun-Fa   Cai Xing-Jian   Chen Jian-Hua  

Publisher: Taylor & Francis Ltd

ISSN: 1362-3060

Source: International Journal of Electronics, Vol.89, Iss.7, 2002-07, pp. : 549-559

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract