Reducing average and peak temperatures of VLSI CMOS circuits by means of evolutionary algorithm applied to high level synthesis

By Koziel S.   Szczesniak W.  

Microelectronics, Vol. 34, Iss. 12, 2003-12 ,pp. : 1167-1174

Elsevier

Access to resources Recommend Favorite

Motion-sensor fusion-based gesture recognition and its VLSI architecture design for mobile devices

By            

International Journal of Electronics, Vol. 101, Iss. 5, 2014-05 ,pp. : 621-635

Taylor & Francis Ltd

Access to resources Recommend Favorite

A serial input VLSI systolic architecture for a clustering analyser

By Lai Mao-Fu   Hsieh Chaur-Her  

International Journal of Electronics, Vol. 84, Iss. 3, 1998-03 ,pp. : 269-284

Taylor & Francis Ltd

Access to resources Recommend Favorite

Multi-Level Hierarchies for Scalable Ad hoc Routing

By Belding-Royer E.M.  

Wireless Networks, Vol. 9, Iss. 5, 2003-09 ,pp. : 461-478

Springer Publishing Company

Access to resources Recommend Favorite

Combined Transmitter Diversity and Multi-Level Modulation Techniques

By slimane Slimane  

Wireless Personal Communications, Vol. 39, Iss. 2, 2006-10 ,pp. : 215-227

Springer Publishing Company

Access to resources Recommend Favorite