Adaptive subcircuits and compact Verilog-A macromodels as integrated design and analysis blocks in Qucs circuit simulation

By Brinson M. E.   Nabijou H.  

International Journal of Electronics, Vol. 98, Iss. 5, 2011-05 ,pp. : 631-645

Taylor & Francis Ltd

Access to resources Recommend Favorite

Novel SRCOs using first generation current conveyor

By Senani Raj   Gupta S. S.  

International Journal of Electronics, Vol. 87, Iss. 10, 2000-10 ,pp. : 1187-1192

Taylor & Francis Ltd

Access to resources Recommend Favorite

The Implementation of a VHDL-AMS to SPICE Converter

By Li S.  

Analog Integrated Circuits and Signal Processing, Vol. 20, Iss. 3, 1999-09 ,pp. : 203-211

Springer Publishing Company

Access to resources Recommend Favorite

Designing for Disruption

By Gower A.P.   Lacohee H.V.   Jones M.L.R.   Tracey K.   Trimby M.   Lewis A.V.  

BT Technology Journal, Vol. 19, Iss. 4, 2001-10 ,pp. : 52-59

Springer Publishing Company

Access to resources Recommend Favorite

Verilog HDL optimisation design and simulation for modified inversionless Berlerkamp-Massey algorithm and the multiplier over canonical field

By Wang Kaiyu   Tang Zhenan   Song Zhiming   Zhang Yongrui  

International Journal of Mobile Network Design and Innovation, Vol. 5, Iss. 1, 2013-10 ,pp. : 51-62

Inderscience Publishers

Access to resources Recommend Favorite