A parameterised genetic algorithm IP core: FPGA design, implementation and performance evaluation

Author： Deliparaschos K. M.   Doyamis G. C.   Tzafestas S. G.  

Publisher： Taylor & Francis Ltd

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.95, Iss.11, 2008-01, pp. : 1149-1166

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Design and implementation of a high performance network security processor

By Wang Haixin   Bai Guoqiang   Chen Hongyi  

International Journal of Electronics, Vol. 97, Iss. 3, 2010-03 ,pp. : 309-325

Taylor & Francis Ltd

Access to resources Recommend Favorite

An Evolutionary Design Algorithm for Ring-based SDH optical core networks

By He L   Botham C   O'Shea C  

BT Technology Journal, Vol. 22, Iss. 1, 2004-01 ,pp. : 135-144

Springer Publishing Company

Access to resources Recommend Favorite

Design and Implementation of an Algorithm for Cardiac Pathologies Detection on Mobile Phone

By Merzougui Rachid  

International Journal of Wireless Information Networks, Vol. 18, Iss. 1, 2011-03 ,pp. : 11-23

Springer Publishing Company

Access to resources Recommend Favorite

FPGA Based Implementation and Comparison of Beamformers for CDMA2000

By Dikmese Sener  

Wireless Personal Communications, Vol. 57, Iss. 2, 2011-03 ,pp. : 233-253

Springer Publishing Company

Access to resources Recommend Favorite

Design of Circular Switched Parasitic Dipole Arrays Using a Genetic Algorithm

By Varlamos Pantelis   Papakanellos Panagiotis   Capsalis Christos  

International Journal of Wireless Information Networks, Vol. 11, Iss. 4, 2004-10 ,pp. : 201-206

Springer Publishing Company

Access to resources Recommend Favorite