Area and time trade-offs for iterative modular division over GF(2m): novel algorithm and implementations on FPGA

By  

International Journal of Electronics, Vol. 94, Iss. 5, 2007-05 ,pp. : 515-529

Taylor & Francis Ltd

Access to resources Recommend Favorite

Applying the Domain Theory to Design for Reuse

By Papamargaritis G   Sutcliffe A  

BT Technology Journal, Vol. 22, Iss. 2, 2004-04 ,pp. : 104-115

Springer Publishing Company

Access to resources Recommend Favorite

A Fault Tolerant Approach for FPGA Embedded Processors Based on Runtime Partial Reconfiguration

By Vavousis Alexandros   Apostolakis Andreas   Psarakis Mihalis  

Journal of Electronic Testing, Vol. 29, Iss. 6, 2013-12 ,pp. : 805-823

Springer Publishing Company

Access to resources Recommend Favorite

FPGA solution for matrix converter double sided space vector modulation algorithm

By Andreu J.  

International Journal of Electronics, Vol. 95, Iss. 11, 2008-01 ,pp. : 1181-1200

Taylor & Francis Ltd

Access to resources Recommend Favorite

A parameterised genetic algorithm IP core: FPGA design, implementation and performance evaluation

By Deliparaschos K. M.   Doyamis G. C.   Tzafestas S. G.  

International Journal of Electronics, Vol. 95, Iss. 11, 2008-01 ,pp. : 1149-1166

Taylor & Francis Ltd

Access to resources Recommend Favorite