Adaptive subcircuits and compact Verilog-A macromodels as integrated design and analysis blocks in Qucs circuit simulation

Author： Brinson M. E. Nabijou H.

Publisher： Taylor & Francis Ltd

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.98, Iss.5, 2011-05, pp. : 631-645

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Integrated Circuit Implementation of a Compact Discrete-Time Chaos Generator

By Juncu V. Rafiei-Naeini M. Dudek P.

Analog Integrated Circuits and Signal Processing, Vol. 46, Iss. 3, 2006-03 ,pp. : 275-280

Springer Publishing Company

Access to resources Recommend Favorite

Verilog HDL optimisation design and simulation for modified inversionless Berlerkamp-Massey algorithm and the multiplier over canonical field

By Wang Kaiyu Tang Zhenan Song Zhiming Zhang Yongrui

International Journal of Mobile Network Design and Innovation, Vol. 5, Iss. 1, 2013-10 ,pp. : 51-62

Inderscience Publishers

Access to resources Recommend Favorite

Designing SRCOs by combining SPICE and Verilog-A

International Journal of Electronics, Vol. 94, Iss. 4, 2007-04 ,pp. : 373-379

Taylor & Francis Ltd

Access to resources Recommend Favorite

Design of adaptive dead-time control circuit for resonant half-bridge driver

By Shi Ling-Feng Liu Fu-Bo He Hui-Sen Mao Xiang-Yu Lai Xin-Quan

International Journal of Electronics, Vol. 100, Iss. 10, 2013-10 ,pp. : 1317-1331

Taylor & Francis Ltd

Access to resources Recommend Favorite

Integrated circuit design for physical unclonable function using differential amplifiers

By Choi Byong-Deok

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 3, 2011-03 ,pp. : 467-474

Springer Publishing Company

Access to resources Recommend Favorite