Overview and outlook of through-silicon via (TSV) and 3D integrations

ISSN： 1356-5362

Source： Microelectronics International, Vol.28, Iss.2, 2011-05, pp. : 8-22

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Electrical and Mechanical Properties of Through-Silicon Vias and Bonding Layers in Stacked Wafers for 3D Integrated Circuits

By Hwang Sung-Hwan

Journal of Electronic Materials, Vol. 41, Iss. 2, 2012-02 ,pp. : 232-240

Springer Publishing Company

Access to resources Recommend Favorite

Interfacial Effects During Thermal Cycling of Cu-Filled Through-Silicon Vias (TSV)

By Kumar P.

Journal of Electronic Materials, Vol. 41, Iss. 2, 2012-02 ,pp. : 322-335

Springer Publishing Company

Access to resources Recommend Favorite

Electrochemical process for 3D TSV without CMP and lithographic processes

By Koo Ja-Kyung Lee Jae-Ho

Electronic Materials Letters, Vol. 10, Iss. 2, 2014-03 ,pp. : 485-490

Springer Publishing Company

Access to resources Recommend Favorite

Microstructure Evolution and Defect Formation in Cu Through-Silicon Vias (TSVs) During Thermal Annealing

By Shin Hae-A-Seul

Journal of Electronic Materials, Vol. 41, Iss. 4, 2012-04 ,pp. : 712-719

Springer Publishing Company

Access to resources Recommend Favorite

Etching of Silicon Carbide for Device Fabrication and through Via-Hole Formation

By Khan F.A. Roof B. Zhou L. Adesida I.

Journal of Electronic Materials, Vol. 30, Iss. 3, 2001-03 ,pp. : 212-219

Springer Publishing Company

Access to resources Recommend Favorite